منابع مشابه
A 237 Gbps Unrolled Hardware Polar Decoder
In this letter we present a new architecture for a polar decoder using a reduced complexity successive cancellation decoding algorithm. This novel fully-unrolled, deeply-pipelined architecture is capable of achieving a coded throughput of over 237 Gbps for a (1024,512) polar code implemented using an FPGA. This decoder is two orders of magnitude faster than state-of-the-art polar decoders.
متن کاملUnrolled Polar Decoders, Part II: Fast List Decoders
Polar codes asymptotically achieve the symmetric capacity of memoryless channels, yet their error-correcting performance under successive-cancellation (SC) decoding for short and moderate length codes is worse than that of other modern codes such as low-density parity-check (LDPC) codes. Of the many methods to improve the error-correction performance of polar codes, list decoding yields the bes...
متن کاملHardware Accelerator for Raptor Decoder
Hard Raptor Codes (designed for erasure channels) are widely used for mobile multimedia content delivery, and yet they have not been investigated in the context of embedded systems where the energy dissipation is as important as the timing performance. The most time consuming part of Raptor decoder is the matrix inversion operation. This paper proposes a hardware accelerator, for two matrix inv...
متن کاملDecoder Hardware Architecture for HEVC
This chapter provides an overview of the design challenges faced in the implementation of hardware HEVC decoders. These challenges can be attributed to the larger and diverse coding block sizes and transform sizes, the larger interpolation filter for motion compensation, the increased number of steps in intra prediction and the introduction of a new in-loop filter. Several solutions to address ...
متن کاملHardware Optimazation of Viterbi Decoder
This paper describes the design and optimization of Viterbi Decoder used for (2,1,3) convolution code. It first introduces the basic principle of Viterbi Algorithm, then describes the basic circuit architecture of the Viterbi Decoder. Then it compares several different architecture and circuit optimization method, which emphasize on aspects such as throughput, power and memory consumption. Fina...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Electronics Letters
سال: 2015
ISSN: 0013-5194,1350-911X
DOI: 10.1049/el.2014.4432